Home ›
Entities
› academia
› Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation
Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation
Research article (2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023) · cited 13× · AI/ML
Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation
Summary
Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation is a scholarly article[1].
Key Facts
Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation. Retrieved May 24, 2026, from https://4ort.xyz/entity/scaling-cim-an-edram-based-in-memory-computing-accelerator-with-dynamic-scaling-adc-for-sqnr-boosting-and-layer-wise-ada
MLA“Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/scaling-cim-an-edram-based-in-memory-computing-accelerator-with-dynamic-scaling-adc-for-sqnr-boosting-and-layer-wise-ada.
BibTeX@misc{4ortxyz_scaling-cim-an-edram-based-in-memory-computing-accelerator-with-dynamic-scaling-adc-for-sqnr-boosting-and-layer-wise-ada_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation}}, year = {2026}, url = {https://4ort.xyz/entity/scaling-cim-an-edram-based-in-memory-computing-accelerator-with-dynamic-scaling-adc-for-sqnr-boosting-and-layer-wise-ada}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): Scaling-CIM: An eDRAM-based In-Memory-Computing Accelerator with Dynamic-Scaling ADC for SQNR-Boosting and Layer-wise Adaptive Bit-Truncation — https://4ort.xyz/entity/scaling-cim-an-edram-based-in-memory-computing-accelerator-with-dynamic-scaling-adc-for-sqnr-boosting-and-layer-wise-ada (retrieved 2026-05-24)
