Home ›
Entities
› academia
› Reduced-Order Generalized Integrator-Based Phase-Locked Loop: Performance Improvement for Grid Synchronization of Single-Phase Inverters
Reduced-Order Generalized Integrator-Based Phase-Locked Loop: Performance Improvement for Grid Synchronization of Single-Phase Inverters
Research article (IEEE Transactions on Power Delivery, 2022) · cited 26× · AI/ML
Reduced-Order Generalized Integrator-Based Phase-Locked Loop: Performance Improvement for Grid Synchronization of Single-Phase Inverters
Summary
Reduced-Order Generalized Integrator-Based Phase-Locked Loop: Performance Improvement for Grid Synchronization of Single-Phase Inverters is a scholarly article[1].
Key Facts
Reduced-Order Generalized Integrator-Based Phase-Locked Loop: Performance Improvement for Grid Synchronization of Single-Phase Inverters's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). Reduced-Order Generalized Integrator-Based Phase-Locked Loop: Performance Improvement for Grid Synchronization of Single-Phase Inverters. Retrieved May 24, 2026, from https://4ort.xyz/entity/reduced-order-generalized-integrator-based-phase-locked-loop-performance-improvement-for-grid-synchronization-of-single-