Home › Entities › academia › Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory

Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory

Research article (IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023) · cited 10× · AI/ML
academia openalex:W4387303177
Press Enter · cited answer in seconds

Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory

Summary

Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory is a scholarly article[1].

Key Facts

  • Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory's instance of is recorded as scholarly article[2].

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory. Retrieved May 24, 2026, from https://4ort.xyz/entity/power-aware-neuromorphic-architecture-with-partial-voltage-scaling-3-d-stacking-synaptic-memory
MLA “Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/power-aware-neuromorphic-architecture-with-partial-voltage-scaling-3-d-stacking-synaptic-memory.
BibTeX @misc{4ortxyz_power-aware-neuromorphic-architecture-with-partial-voltage-scaling-3-d-stacking-synaptic-memory_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory}}, year = {2026}, url = {https://4ort.xyz/entity/power-aware-neuromorphic-architecture-with-partial-voltage-scaling-3-d-stacking-synaptic-memory}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): Power-Aware Neuromorphic Architecture With Partial Voltage Scaling 3-D Stacking Synaptic Memory — https://4ort.xyz/entity/power-aware-neuromorphic-architecture-with-partial-voltage-scaling-3-d-stacking-synaptic-memory (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/power-aware-neuromorphic-architecture-with-partial-voltage-scaling-3-d-stacking-synaptic-memory · Last refreshed: