Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board

Research article (International journal of electrical and computer engineering systems, 2021) · cited 19× · AI/ML

academia openalex:W3197501823

Press Enter · cited answer in seconds

Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board

Summary

Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board is a scholarly article^[1].

Key Facts

Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board's instance of is recorded as scholarly article^[2].

⭐ Popularity Graph

0/100 long tail

Quick Facts

Instance of scholarly article

🔗 Connections

Authored by 4

Fathallah Khamlich, Issam Atouf, Mohamed Benrabh, Salaheddine Khamlich

← Author of 4

Fathallah Khamlich, Issam Atouf, Mohamed Benrabh, Salaheddine Khamlich

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

[2] ↑ Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board — instance of (P31): scholarly article. wikidata.org.

Class ancestry

[1] ↑ Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board is an instance of scholarly article (scholarly article) [P31, primary]. Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA

4ort.xyz Knowledge Graph. (2026). Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board. Retrieved May 24, 2026, from https://4ort.xyz/entity/performance-evaluation-and-implementations-of-mfcc-svm-and-mlp-algorithms-in-the-fpga-board

MLA

“Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/performance-evaluation-and-implementations-of-mfcc-svm-and-mlp-algorithms-in-the-fpga-board.

BibTeX

@misc{4ortxyz_performance-evaluation-and-implementations-of-mfcc-svm-and-mlp-algorithms-in-the-fpga-board_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board}}, year = {2026}, url = {https://4ort.xyz/entity/performance-evaluation-and-implementations-of-mfcc-svm-and-mlp-algorithms-in-the-fpga-board}, note = {Accessed: 2026-05-24}}

LLM prompt

According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board — https://4ort.xyz/entity/performance-evaluation-and-implementations-of-mfcc-svm-and-mlp-algorithms-in-the-fpga-board (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/performance-evaluation-and-implementations-of-mfcc-svm-and-mlp-algorithms-in-the-fpga-board · Last refreshed: May 24, 2026