Home ›
Entities
› academia
› Optimizing FPGA-based Convolutional Encoder-Decoder Architecture for Semantic Segmentation
Optimizing FPGA-based Convolutional Encoder-Decoder Architecture for Semantic Segmentation
Research article (2019 IEEE 9th Annual International Conference on CYBER Technology in Automation, Control, and Intelligent Systems (CYBER), 2019) · cited 10× · AI/ML
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). Optimizing FPGA-based Convolutional Encoder-Decoder Architecture for Semantic Segmentation. Retrieved May 24, 2026, from https://4ort.xyz/entity/optimizing-fpga-based-convolutional-encoder-decoder-architecture-for-semantic-segmentation