Home ›
Entities
› academia
› CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks
CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks
Research article (Science Advances, 2022) · cited 100× · AI/ML
CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks
Summary
CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks is a scholarly article[1].
Key Facts
CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks. Retrieved May 24, 2026, from https://4ort.xyz/entity/cmos-compatible-compute-in-memory-accelerators-based-on-integrated-ferroelectric-synaptic-arrays-for-convolution-neural-
MLA“CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/cmos-compatible-compute-in-memory-accelerators-based-on-integrated-ferroelectric-synaptic-arrays-for-convolution-neural-.
BibTeX@misc{4ortxyz_cmos-compatible-compute-in-memory-accelerators-based-on-integrated-ferroelectric-synaptic-arrays-for-convolution-neural-_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks}}, year = {2026}, url = {https://4ort.xyz/entity/cmos-compatible-compute-in-memory-accelerators-based-on-integrated-ferroelectric-synaptic-arrays-for-convolution-neural-}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks — https://4ort.xyz/entity/cmos-compatible-compute-in-memory-accelerators-based-on-integrated-ferroelectric-synaptic-arrays-for-convolution-neural- (retrieved 2026-05-24)
