Home ›
Entities
› academia
› Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing
Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing
Research article (2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2019) · cited 35× · AI/ML
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing. Retrieved May 24, 2026, from https://4ort.xyz/entity/using-polynomial-regression-and-artificial-neural-networks-for-reusable-analog-ic-sizing
MLA“Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/using-polynomial-regression-and-artificial-neural-networks-for-reusable-analog-ic-sizing.
BibTeX@misc{4ortxyz_using-polynomial-regression-and-artificial-neural-networks-for-reusable-analog-ic-sizing_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing}}, year = {2026}, url = {https://4ort.xyz/entity/using-polynomial-regression-and-artificial-neural-networks-for-reusable-analog-ic-sizing}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing — https://4ort.xyz/entity/using-polynomial-regression-and-artificial-neural-networks-for-reusable-analog-ic-sizing (retrieved 2026-05-24)