Home › Entities › academia › Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing

Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing

Research article (2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2020) · cited 14× · AI/ML
academia openalex:W3035500662
Press Enter · cited answer in seconds

Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing

Summary

Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing is a scholarly article[1].

Key Facts

  • Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing's instance of is recorded as scholarly article[2].

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing. Retrieved May 24, 2026, from https://4ort.xyz/entity/systolic-cnn-an-opencl-defined-scalable-run-time-flexible-fpga-accelerator-architecture-for-accelerating-convolutional-n
MLA “Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/systolic-cnn-an-opencl-defined-scalable-run-time-flexible-fpga-accelerator-architecture-for-accelerating-convolutional-n.
BibTeX @misc{4ortxyz_systolic-cnn-an-opencl-defined-scalable-run-time-flexible-fpga-accelerator-architecture-for-accelerating-convolutional-n_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing}}, year = {2026}, url = {https://4ort.xyz/entity/systolic-cnn-an-opencl-defined-scalable-run-time-flexible-fpga-accelerator-architecture-for-accelerating-convolutional-n}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing — https://4ort.xyz/entity/systolic-cnn-an-opencl-defined-scalable-run-time-flexible-fpga-accelerator-architecture-for-accelerating-convolutional-n (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/systolic-cnn-an-opencl-defined-scalable-run-time-flexible-fpga-accelerator-architecture-for-accelerating-convolutional-n · Last refreshed: