Home › Entities › academia › SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks

SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks

Research article (IEEE Transactions on Circuits and Systems I Regular Papers, 2022) · cited 37× · AI/ML
academia openalex:W4214833843
Press Enter · cited answer in seconds

SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks

Summary

SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks is a scholarly article[1].

Key Facts

  • SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks's instance of is recorded as scholarly article[2].

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks. Retrieved May 24, 2026, from https://4ort.xyz/entity/sram-based-in-memory-computing-macro-featuring-voltage-mode-accumulator-and-row-by-row-adc-for-processing-neural-network
MLA “SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/sram-based-in-memory-computing-macro-featuring-voltage-mode-accumulator-and-row-by-row-adc-for-processing-neural-network.
BibTeX @misc{4ortxyz_sram-based-in-memory-computing-macro-featuring-voltage-mode-accumulator-and-row-by-row-adc-for-processing-neural-network_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks}}, year = {2026}, url = {https://4ort.xyz/entity/sram-based-in-memory-computing-macro-featuring-voltage-mode-accumulator-and-row-by-row-adc-for-processing-neural-network}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks — https://4ort.xyz/entity/sram-based-in-memory-computing-macro-featuring-voltage-mode-accumulator-and-row-by-row-adc-for-processing-neural-network (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/sram-based-in-memory-computing-macro-featuring-voltage-mode-accumulator-and-row-by-row-adc-for-processing-neural-network · Last refreshed: