Home › Entities › academia › On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices

On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices

Research article (IEEE Transactions on Nanotechnology, 2015) · cited 25× · AI/ML
academia openalex:W2002007370
Press Enter · cited answer in seconds

On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices

Summary

On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices is a scholarly article[1].

Key Facts

  • On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices's instance of is recorded as scholarly article[2].

Related Entities

Shimeng Yu

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices. Retrieved May 24, 2026, from https://4ort.xyz/entity/on-chip-sparse-learning-acceleration-with-cmos-and-resistive-synaptic-devices
MLA “On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/on-chip-sparse-learning-acceleration-with-cmos-and-resistive-synaptic-devices.
BibTeX @misc{4ortxyz_on-chip-sparse-learning-acceleration-with-cmos-and-resistive-synaptic-devices_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices}}, year = {2026}, url = {https://4ort.xyz/entity/on-chip-sparse-learning-acceleration-with-cmos-and-resistive-synaptic-devices}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices — https://4ort.xyz/entity/on-chip-sparse-learning-acceleration-with-cmos-and-resistive-synaptic-devices (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/on-chip-sparse-learning-acceleration-with-cmos-and-resistive-synaptic-devices · Last refreshed: