mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA

Research article (Electronics, 2020) · cited 17× · AI/ML

academia openalex:W3095020918

Press Enter · cited answer in seconds

mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA

Summary

mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA is a scholarly article^[1].

Key Facts

mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA's instance of is recorded as scholarly article^[2].

⭐ Popularity Graph

0/100 long tail

Quick Facts

Instance of scholarly article

🔗 Connections

Authored by 2

Artūras Serackis, Tomyslav Sledević

← Author of 2

Artūras Serackis, Tomyslav Sledević

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

[2] ↑ mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA — instance of (P31): scholarly article. wikidata.org.

Class ancestry

[1] ↑ mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA is an instance of scholarly article (scholarly article) [P31, primary]. Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA

4ort.xyz Knowledge Graph. (2026). mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA. Retrieved May 24, 2026, from https://4ort.xyz/entity/mnet2fpga-a-design-flow-for-mapping-a-fixed-point-cnn-to-zynq-soc-fpga

MLA

“mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/mnet2fpga-a-design-flow-for-mapping-a-fixed-point-cnn-to-zynq-soc-fpga.

BibTeX

@misc{4ortxyz_mnet2fpga-a-design-flow-for-mapping-a-fixed-point-cnn-to-zynq-soc-fpga_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA}}, year = {2026}, url = {https://4ort.xyz/entity/mnet2fpga-a-design-flow-for-mapping-a-fixed-point-cnn-to-zynq-soc-fpga}, note = {Accessed: 2026-05-24}}

LLM prompt

According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA — https://4ort.xyz/entity/mnet2fpga-a-design-flow-for-mapping-a-fixed-point-cnn-to-zynq-soc-fpga (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/mnet2fpga-a-design-flow-for-mapping-a-fixed-point-cnn-to-zynq-soc-fpga · Last refreshed: May 24, 2026