Home ›
Entities
› academia
› Design of an energy-efficient XNOR gate based on MTJ-based nonvolatile logic-in-memory architecture for binary neural network hardware
Design of an energy-efficient XNOR gate based on MTJ-based nonvolatile logic-in-memory architecture for binary neural network hardware
Research article (Japanese Journal of Applied Physics, 2019) · cited 18× · AI/ML
Design of an energy-efficient XNOR gate based on MTJ-based nonvolatile logic-in-memory architecture for binary neural network hardware
Summary
Design of an energy-efficient XNOR gate based on MTJ-based nonvolatile logic-in-memory architecture for binary neural network hardware is a scholarly article[1].
Key Facts
Design of an energy-efficient XNOR gate based on MTJ-based nonvolatile logic-in-memory architecture for binary neural network hardware's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). Design of an energy-efficient XNOR gate based on MTJ-based nonvolatile logic-in-memory architecture for binary neural network hardware. Retrieved May 24, 2026, from https://4ort.xyz/entity/design-of-an-energy-efficient-xnor-gate-based-on-mtj-based-nonvolatile-logic-in-memory-architecture-for-binary-neural-ne
MLA“Design of an energy-efficient XNOR gate based on MTJ-based nonvolatile logic-in-memory architecture for binary neural network hardware.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/design-of-an-energy-efficient-xnor-gate-based-on-mtj-based-nonvolatile-logic-in-memory-architecture-for-binary-neural-ne.
BibTeX@misc{4ortxyz_design-of-an-energy-efficient-xnor-gate-based-on-mtj-based-nonvolatile-logic-in-memory-architecture-for-binary-neural-ne_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{Design of an energy-efficient XNOR gate based on MTJ-based nonvolatile logic-in-memory architecture for binary neural network hardware}}, year = {2026}, url = {https://4ort.xyz/entity/design-of-an-energy-efficient-xnor-gate-based-on-mtj-based-nonvolatile-logic-in-memory-architecture-for-binary-neural-ne}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): Design of an energy-efficient XNOR gate based on MTJ-based nonvolatile logic-in-memory architecture for binary neural network hardware — https://4ort.xyz/entity/design-of-an-energy-efficient-xnor-gate-based-on-mtj-based-nonvolatile-logic-in-memory-architecture-for-binary-neural-ne (retrieved 2026-05-24)
