An Efficient Racetrack Memory-Based Processing-in-Memory Architecture for Convolutional Neural Networks
Research article (2017 IEEE International Symposium on Parallel and Distributed Processing with Applications and 2017 IEEE International Conference on Ubiquitous Computing and Communications (ISPA/IUCC), 2017) · cited 17× · AI/ML
Press Enter · cited answer in seconds
0 sources
An Efficient Racetrack Memory-Based Processing-in-Memory Architecture for Convolutional Neural Networks
Summary
An Efficient Racetrack Memory-Based Processing-in-Memory Architecture for Convolutional Neural Networks is a scholarly article[1].
Key Facts
- An Efficient Racetrack Memory-Based Processing-in-Memory Architecture for Convolutional Neural Networks's instance of is recorded as scholarly article[2].