An Efficient FPGA-based Depthwise Separable Convolutional Neural Network Accelerator with Hardware Pruning
Summary
An Efficient FPGA-based Depthwise Separable Convolutional Neural Network Accelerator with Hardware Pruning is a scholarly article[1].
Key Facts
An Efficient FPGA-based Depthwise Separable Convolutional Neural Network Accelerator with Hardware Pruning's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). An Efficient FPGA-based Depthwise Separable Convolutional Neural Network Accelerator with Hardware Pruning. Retrieved May 24, 2026, from https://4ort.xyz/entity/an-efficient-fpga-based-depthwise-separable-convolutional-neural-network-accelerator-with-hardware-pruning