Home ›
Entities
› academia
› An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique
An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique
Research article (IEEE Transactions on Circuits and Systems I Regular Papers, 2023) · cited 12× · AI/ML
An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique
Summary
An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique is a scholarly article[1].
Key Facts
An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique. Retrieved May 24, 2026, from https://4ort.xyz/entity/an-82-nw-0-53-pj-sop-clock-free-spiking-neural-network-with-40-s-latency-for-aiot-wake-up-functions-using-a-multilevel-e
MLA“An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/an-82-nw-0-53-pj-sop-clock-free-spiking-neural-network-with-40-s-latency-for-aiot-wake-up-functions-using-a-multilevel-e.
BibTeX@misc{4ortxyz_an-82-nw-0-53-pj-sop-clock-free-spiking-neural-network-with-40-s-latency-for-aiot-wake-up-functions-using-a-multilevel-e_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique}}, year = {2026}, url = {https://4ort.xyz/entity/an-82-nw-0-53-pj-sop-clock-free-spiking-neural-network-with-40-s-latency-for-aiot-wake-up-functions-using-a-multilevel-e}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique — https://4ort.xyz/entity/an-82-nw-0-53-pj-sop-clock-free-spiking-neural-network-with-40-s-latency-for-aiot-wake-up-functions-using-a-multilevel-e (retrieved 2026-05-24)
