Home ›
Entities
› academia
› A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications
A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications
Research article (2018 IEEE International Electron Devices Meeting (IEDM), 2018) · cited 22× · AI/ML
A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications
Summary
A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications is a scholarly article[1].
Key Facts
A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications. Retrieved May 24, 2026, from https://4ort.xyz/entity/a-novel-voltage-accumulation-vector-matrix-multiplication-architecture-using-resistor-shunted-floating-gate-flash-memory
MLA“A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/a-novel-voltage-accumulation-vector-matrix-multiplication-architecture-using-resistor-shunted-floating-gate-flash-memory.
BibTeX@misc{4ortxyz_a-novel-voltage-accumulation-vector-matrix-multiplication-architecture-using-resistor-shunted-floating-gate-flash-memory_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications}}, year = {2026}, url = {https://4ort.xyz/entity/a-novel-voltage-accumulation-vector-matrix-multiplication-architecture-using-resistor-shunted-floating-gate-flash-memory}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications — https://4ort.xyz/entity/a-novel-voltage-accumulation-vector-matrix-multiplication-architecture-using-resistor-shunted-floating-gate-flash-memory (retrieved 2026-05-24)
