Home › Entities › academia › A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors

A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors

Research article (IEEE Transactions on Circuits and Systems I Regular Papers, 2019) · cited 148× · AI/ML
academia openalex:W2966524683
Press Enter · cited answer in seconds

A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors

Summary

A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors is a scholarly article[1].

Key Facts

  • A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors's instance of is recorded as scholarly article[2].

Related Entities

Shimeng Yu

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors. Retrieved May 24, 2026, from https://4ort.xyz/entity/a-dual-split-6t-sram-based-computing-in-memory-unit-macro-with-fully-parallel-product-sum-operation-for-binarized-dnn-ed
MLA “A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/a-dual-split-6t-sram-based-computing-in-memory-unit-macro-with-fully-parallel-product-sum-operation-for-binarized-dnn-ed.
BibTeX @misc{4ortxyz_a-dual-split-6t-sram-based-computing-in-memory-unit-macro-with-fully-parallel-product-sum-operation-for-binarized-dnn-ed_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors}}, year = {2026}, url = {https://4ort.xyz/entity/a-dual-split-6t-sram-based-computing-in-memory-unit-macro-with-fully-parallel-product-sum-operation-for-binarized-dnn-ed}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors — https://4ort.xyz/entity/a-dual-split-6t-sram-based-computing-in-memory-unit-macro-with-fully-parallel-product-sum-operation-for-binarized-dnn-ed (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/a-dual-split-6t-sram-based-computing-in-memory-unit-macro-with-fully-parallel-product-sum-operation-for-binarized-dnn-ed · Last refreshed: