Home › Entities › academia › A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps

A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps

Research article (Sensors, 2021) · cited 22× · AI/ML
academia openalex:W3198060805
Press Enter · cited answer in seconds

A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps

Summary

A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps is a scholarly article[1].

Key Facts

  • A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps's instance of is recorded as scholarly article[2].

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps. Retrieved May 24, 2026, from https://4ort.xyz/entity/a-cost-efficient-high-speed-vlsi-architecture-for-spiking-convolutional-neural-network-inference-using-time-step-binary-
MLA “A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/a-cost-efficient-high-speed-vlsi-architecture-for-spiking-convolutional-neural-network-inference-using-time-step-binary-.
BibTeX @misc{4ortxyz_a-cost-efficient-high-speed-vlsi-architecture-for-spiking-convolutional-neural-network-inference-using-time-step-binary-_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps}}, year = {2026}, url = {https://4ort.xyz/entity/a-cost-efficient-high-speed-vlsi-architecture-for-spiking-convolutional-neural-network-inference-using-time-step-binary-}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps — https://4ort.xyz/entity/a-cost-efficient-high-speed-vlsi-architecture-for-spiking-convolutional-neural-network-inference-using-time-step-binary- (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/a-cost-efficient-high-speed-vlsi-architecture-for-spiking-convolutional-neural-network-inference-using-time-step-binary- · Last refreshed: