Home › Entities › academia › A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS

A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS

Research article (2019 Symposium on VLSI Circuits, 2019) · cited 98× · AI/ML
academia openalex:W2965129158
Press Enter · cited answer in seconds

A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS

Summary

A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS is a scholarly article[1].

Key Facts

  • A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS's instance of is recorded as scholarly article[2].

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS. Retrieved May 24, 2026, from https://4ort.xyz/entity/a-5-1pj-neuron-127-3us-inference-rnn-based-speech-recognition-processor-using-16-computing-in-memory-sram-macros-in-65nm
MLA “A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/a-5-1pj-neuron-127-3us-inference-rnn-based-speech-recognition-processor-using-16-computing-in-memory-sram-macros-in-65nm.
BibTeX @misc{4ortxyz_a-5-1pj-neuron-127-3us-inference-rnn-based-speech-recognition-processor-using-16-computing-in-memory-sram-macros-in-65nm_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS}}, year = {2026}, url = {https://4ort.xyz/entity/a-5-1pj-neuron-127-3us-inference-rnn-based-speech-recognition-processor-using-16-computing-in-memory-sram-macros-in-65nm}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS — https://4ort.xyz/entity/a-5-1pj-neuron-127-3us-inference-rnn-based-speech-recognition-processor-using-16-computing-in-memory-sram-macros-in-65nm (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/a-5-1pj-neuron-127-3us-inference-rnn-based-speech-recognition-processor-using-16-computing-in-memory-sram-macros-in-65nm · Last refreshed: