Home › Entities › academia › A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References

A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References

Research article (IEEE Journal of Solid-State Circuits, 2022) · cited 59× · AI/ML
academia openalex:W4226111665
Press Enter · cited answer in seconds

A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References

Summary

A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References is a scholarly article[1].

Key Facts

  • A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References's instance of is recorded as scholarly article[2].

Related Entities

Shimeng Yu

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References. Retrieved May 24, 2026, from https://4ort.xyz/entity/a-40-nm-mlc-rram-compute-in-memory-macro-with-sparsity-control-on-chip-write-verify-and-temperature-independent-adc-refe
MLA “A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/a-40-nm-mlc-rram-compute-in-memory-macro-with-sparsity-control-on-chip-write-verify-and-temperature-independent-adc-refe.
BibTeX @misc{4ortxyz_a-40-nm-mlc-rram-compute-in-memory-macro-with-sparsity-control-on-chip-write-verify-and-temperature-independent-adc-refe_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References}}, year = {2026}, url = {https://4ort.xyz/entity/a-40-nm-mlc-rram-compute-in-memory-macro-with-sparsity-control-on-chip-write-verify-and-temperature-independent-adc-refe}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): A 40-nm MLC-RRAM Compute-in-Memory Macro With Sparsity Control, On-Chip Write-Verify, and Temperature-Independent ADC References — https://4ort.xyz/entity/a-40-nm-mlc-rram-compute-in-memory-macro-with-sparsity-control-on-chip-write-verify-and-temperature-independent-adc-refe (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/a-40-nm-mlc-rram-compute-in-memory-macro-with-sparsity-control-on-chip-write-verify-and-temperature-independent-adc-refe · Last refreshed: