Home ›
Entities
› academia
› A 33-Gb/s/Pin 1.09-pJ/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces
A 33-Gb/s/Pin 1.09-pJ/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces
Research article (IEEE Journal of Solid-State Circuits, 2023) · cited 26× · AI/ML
A 33-Gb/s/Pin 1.09-pJ/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces
Summary
A 33-Gb/s/Pin 1.09-pJ/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces is a scholarly article[1].
Key Facts
A 33-Gb/s/Pin 1.09-pJ/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). A 33-Gb/s/Pin 1.09-pJ/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces. Retrieved May 24, 2026, from https://4ort.xyz/entity/a-33-gb-s-pin-1-09-pj-bit-single-ended-pam-3-transceiver-with-ground-referenced-signaling-and-time-domain-decision-techn
MLA“A 33-Gb/s/Pin 1.09-pJ/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/a-33-gb-s-pin-1-09-pj-bit-single-ended-pam-3-transceiver-with-ground-referenced-signaling-and-time-domain-decision-techn.
BibTeX@misc{4ortxyz_a-33-gb-s-pin-1-09-pj-bit-single-ended-pam-3-transceiver-with-ground-referenced-signaling-and-time-domain-decision-techn_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{A 33-Gb/s/Pin 1.09-pJ/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces}}, year = {2026}, url = {https://4ort.xyz/entity/a-33-gb-s-pin-1-09-pj-bit-single-ended-pam-3-transceiver-with-ground-referenced-signaling-and-time-domain-decision-techn}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): A 33-Gb/s/Pin 1.09-pJ/Bit Single-Ended PAM-3 Transceiver With Ground-Referenced Signaling and Time-Domain Decision Technique for Multi-Chip Module Memory Interfaces — https://4ort.xyz/entity/a-33-gb-s-pin-1-09-pj-bit-single-ended-pam-3-transceiver-with-ground-referenced-signaling-and-time-domain-decision-techn (retrieved 2026-05-24)
