Home ›
Entities
› academia
› A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI
A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI
Research article (IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021) · cited 18× · AI/ML
A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI
Summary
A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI is a scholarly article[1].
Key Facts
A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI. Retrieved May 24, 2026, from https://4ort.xyz/entity/a-16-kb-9t-ultralow-voltage-sram-with-column-based-split-cell-vss-data-aware-write-assist-and-enhanced-read-sensing-marg
MLA“A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/a-16-kb-9t-ultralow-voltage-sram-with-column-based-split-cell-vss-data-aware-write-assist-and-enhanced-read-sensing-marg.
BibTeX@misc{4ortxyz_a-16-kb-9t-ultralow-voltage-sram-with-column-based-split-cell-vss-data-aware-write-assist-and-enhanced-read-sensing-marg_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI}}, year = {2026}, url = {https://4ort.xyz/entity/a-16-kb-9t-ultralow-voltage-sram-with-column-based-split-cell-vss-data-aware-write-assist-and-enhanced-read-sensing-marg}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI — https://4ort.xyz/entity/a-16-kb-9t-ultralow-voltage-sram-with-column-based-split-cell-vss-data-aware-write-assist-and-enhanced-read-sensing-marg (retrieved 2026-05-24)
