Home › Entities › academia › A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS

A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS

Research article (2019 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2019) · cited 14× · AI/ML
academia openalex:W3015608507
Press Enter · cited answer in seconds

A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS

Summary

A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS is a scholarly article[1].

Key Facts

  • A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS's instance of is recorded as scholarly article[2].

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS. Retrieved May 24, 2026, from https://4ort.xyz/entity/a-1-2v-86db-sndr-500khz-bw-linear-exponential-multi-bit-incremental-adc-using-positive-feedback-in-65nm-cmos
MLA “A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/a-1-2v-86db-sndr-500khz-bw-linear-exponential-multi-bit-incremental-adc-using-positive-feedback-in-65nm-cmos.
BibTeX @misc{4ortxyz_a-1-2v-86db-sndr-500khz-bw-linear-exponential-multi-bit-incremental-adc-using-positive-feedback-in-65nm-cmos_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS}}, year = {2026}, url = {https://4ort.xyz/entity/a-1-2v-86db-sndr-500khz-bw-linear-exponential-multi-bit-incremental-adc-using-positive-feedback-in-65nm-cmos}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): A 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS — https://4ort.xyz/entity/a-1-2v-86db-sndr-500khz-bw-linear-exponential-multi-bit-incremental-adc-using-positive-feedback-in-65nm-cmos (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/a-1-2v-86db-sndr-500khz-bw-linear-exponential-multi-bit-incremental-adc-using-positive-feedback-in-65nm-cmos · Last refreshed: