Home ›
Entities
› academia
› 9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree
9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree
Research article (2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021) · cited 47× · AI/ML
9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree
Summary
9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree is a scholarly article[1].
Key Facts
9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). 9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree. Retrieved May 24, 2026, from https://4ort.xyz/entity/9-3-a-40nm-4-81tflops-w-8b-floating-point-training-processor-for-non-sparse-neural-networks-using-shared-exponent-bias-a
MLA“9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/9-3-a-40nm-4-81tflops-w-8b-floating-point-training-processor-for-non-sparse-neural-networks-using-shared-exponent-bias-a.
BibTeX@misc{4ortxyz_9-3-a-40nm-4-81tflops-w-8b-floating-point-training-processor-for-non-sparse-neural-networks-using-shared-exponent-bias-a_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree}}, year = {2026}, url = {https://4ort.xyz/entity/9-3-a-40nm-4-81tflops-w-8b-floating-point-training-processor-for-non-sparse-neural-networks-using-shared-exponent-bias-a}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): 9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree — https://4ort.xyz/entity/9-3-a-40nm-4-81tflops-w-8b-floating-point-training-processor-for-non-sparse-neural-networks-using-shared-exponent-bias-a (retrieved 2026-05-24)
