Home › Entities › academia › 27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier

27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier

Research article (2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021) · cited 70× · AI/ML
academia openalex:W3133492719
Press Enter · cited answer in seconds

27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier

Summary

27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier is a scholarly article[1].

Key Facts

  • 27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier's instance of is recorded as scholarly article[2].

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). 27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier. Retrieved May 24, 2026, from https://4ort.xyz/entity/27-4-a-0-4-to-40ms-s-75-7db-sndr-fully-dynamic-event-driven-pipelined-adc-with-3-stage-cascoded-floating-inverter-amplif
MLA “27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/27-4-a-0-4-to-40ms-s-75-7db-sndr-fully-dynamic-event-driven-pipelined-adc-with-3-stage-cascoded-floating-inverter-amplif.
BibTeX @misc{4ortxyz_27-4-a-0-4-to-40ms-s-75-7db-sndr-fully-dynamic-event-driven-pipelined-adc-with-3-stage-cascoded-floating-inverter-amplif_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier}}, year = {2026}, url = {https://4ort.xyz/entity/27-4-a-0-4-to-40ms-s-75-7db-sndr-fully-dynamic-event-driven-pipelined-adc-with-3-stage-cascoded-floating-inverter-amplif}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): 27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier — https://4ort.xyz/entity/27-4-a-0-4-to-40ms-s-75-7db-sndr-fully-dynamic-event-driven-pipelined-adc-with-3-stage-cascoded-floating-inverter-amplif (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/27-4-a-0-4-to-40ms-s-75-7db-sndr-fully-dynamic-event-driven-pipelined-adc-with-3-stage-cascoded-floating-inverter-amplif · Last refreshed: