Home › Entities › academia › 10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme

10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme

Research article (2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, 2015) · cited 18× · AI/ML
academia openalex:W1967020551
Press Enter · cited answer in seconds

10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme

Summary

10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme is a scholarly article[1].

Key Facts

  • 10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme's instance of is recorded as scholarly article[2].

References

Programmatic citations — every numbered marker resolves to a verifiable graph row below.

Direct Wikidata claims

  1. [2] ↑ . wikidata.org.

Class ancestry

  1. [1] ↑ . Wikidata. wikidata.org.

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). 10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme. Retrieved May 24, 2026, from https://4ort.xyz/entity/10-9-a-13-1-to-28ghz-fractional-n-pll-in-32nm-soi-cmos-with-a-amp-x0394-amp-x03a3-noise-cancellation-scheme
MLA “10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/10-9-a-13-1-to-28ghz-fractional-n-pll-in-32nm-soi-cmos-with-a-amp-x0394-amp-x03a3-noise-cancellation-scheme.
BibTeX @misc{4ortxyz_10-9-a-13-1-to-28ghz-fractional-n-pll-in-32nm-soi-cmos-with-a-amp-x0394-amp-x03a3-noise-cancellation-scheme_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme}}, year = {2026}, url = {https://4ort.xyz/entity/10-9-a-13-1-to-28ghz-fractional-n-pll-in-32nm-soi-cmos-with-a-amp-x0394-amp-x03a3-noise-cancellation-scheme}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): 10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme — https://4ort.xyz/entity/10-9-a-13-1-to-28ghz-fractional-n-pll-in-32nm-soi-cmos-with-a-amp-x0394-amp-x03a3-noise-cancellation-scheme (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/10-9-a-13-1-to-28ghz-fractional-n-pll-in-32nm-soi-cmos-with-a-amp-x0394-amp-x03a3-noise-cancellation-scheme · Last refreshed: