# Yosys

> free and open source software suite for formal verification and creating FPGA bitstream and tools around this task

**Wikidata**: [Q110255383](https://www.wikidata.org/wiki/Q110255383)  
**Source**: https://4ort.xyz/entity/yosys