# System Level Modeling of Timing Margin Loss Due to Dynamic Supply Noise for High-Speed Clock Forwarding Interface

> Research article (IEEE Transactions on Electromagnetic Compatibility, 2016) · cited 11× · AI/ML

**Wikidata**: [openalex:W2443791252](https://www.wikidata.org/wiki/openalex:W2443791252)  
**Source**: https://4ort.xyz/entity/system-level-modeling-of-timing-margin-loss-due-to-dynamic-supply-noise-for-high-speed-clock-forwarding-interface