Parasitic Inductance Design Considerations to Suppress Gate Voltage Oscillation of Fast Switching Power Semiconductor Devices
Research article (2018 International Power Electronics Conference (IPEC-Niigata 2018 -ECCE Asia), 2018) · cited 14× · AI/ML