# Parasitic Inductance Design Considerations to Suppress Gate Voltage Oscillation of Fast Switching Power Semiconductor Devices

> Research article (2018 International Power Electronics Conference (IPEC-Niigata 2018 -ECCE Asia), 2018) · cited 14× · AI/ML

**Wikidata**: [openalex:W2899333613](https://www.wikidata.org/wiki/openalex:W2899333613)  
**Source**: https://4ort.xyz/entity/parasitic-inductance-design-considerations-to-suppress-gate-voltage-oscillation-of-fast-switching-power-semiconductor-de