# Heterogeneous Systolic Array Architecture for Compact CNNs Hardware Accelerators

> Research article (IEEE Transactions on Parallel and Distributed Systems, 2021) · cited 34× · AI/ML

**Wikidata**: [openalex:W3217357178](https://www.wikidata.org/wiki/openalex:W3217357178)  
**Source**: https://4ort.xyz/entity/heterogeneous-systolic-array-architecture-for-compact-cnns-hardware-accelerators