# Generation of a Clocking Signal in Synchronized All-Digital PLL Networks

> Research article (IEEE Transactions on Circuits & Systems II Express Briefs, 2018) · cited 11× · AI/ML

**Wikidata**: [openalex:W2793340579](https://www.wikidata.org/wiki/openalex:W2793340579)  
**Source**: https://4ort.xyz/entity/generation-of-a-clocking-signal-in-synchronized-all-digital-pll-networks