# Extraction of DC-Biased SFQ Circuit Verilog Models

> Research article (IEEE Transactions on Applied Superconductivity, 2018) · cited 31× · AI/ML

**Wikidata**: [openalex:W2799333356](https://www.wikidata.org/wiki/openalex:W2799333356)  
**Source**: https://4ort.xyz/entity/extraction-of-dc-biased-sfq-circuit-verilog-models