# Design of Resistive Synaptic Array for Implementing On-Chip Sparse Learning

> Research article (IEEE Transactions on Multi-Scale Computing Systems, 2016) · cited 44× · AI/ML

**Wikidata**: [openalex:W2512985564](https://www.wikidata.org/wiki/openalex:W2512985564)  
**Source**: https://4ort.xyz/entity/design-of-resistive-synaptic-array-for-implementing-on-chip-sparse-learning