# Design and Evaluation of a Power-Efficient Approximate Systolic Array Architecture for Matrix Multiplication

> Research article (2019 IEEE International Workshop on Signal Processing Systems (SiPS), 2019) · cited 15× · AI/ML

**Wikidata**: [openalex:W3010817964](https://www.wikidata.org/wiki/openalex:W3010817964)  
**Source**: https://4ort.xyz/entity/design-and-evaluation-of-a-power-efficient-approximate-systolic-array-architecture-for-matrix-multiplication