# Analysis of Logic Gates for Generation of Switching Sequence in Symmetric and Asymmetric Reduced Switch Multilevel Inverter

> Research article (IEEE Access, 2019) · cited 20× · AI/ML

**Wikidata**: [openalex:W2963598351](https://www.wikidata.org/wiki/openalex:W2963598351)  
**Source**: https://4ort.xyz/entity/analysis-of-logic-gates-for-generation-of-switching-sequence-in-symmetric-and-asymmetric-reduced-switch-multilevel-inver