# A Novel Voltage-Accumulation Vector-Matrix Multiplication Architecture Using Resistor-shunted Floating Gate Flash Memory Device for Low-power and High-density Neural Network Applications

> Research article (2018 IEEE International Electron Devices Meeting (IEDM), 2018) · cited 22× · AI/ML

**Wikidata**: [openalex:W2914795752](https://www.wikidata.org/wiki/openalex:W2914795752)  
**Source**: https://4ort.xyz/entity/a-novel-voltage-accumulation-vector-matrix-multiplication-architecture-using-resistor-shunted-floating-gate-flash-memory