A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part I: Static Analysis
Research article (Current Nanoscience, 2015) · cited 47× · AI/ML