# A Hardware-Efficient Feedback Polynomial Topology for DPD Linearization of Power Amplifiers: Theory and FPGA Validation

> Research article (IEEE Transactions on Circuits and Systems I Regular Papers, 2018) · cited 23× · AI/ML

**Wikidata**: [openalex:W2783167270](https://www.wikidata.org/wiki/openalex:W2783167270)  
**Source**: https://4ort.xyz/entity/a-hardware-efficient-feedback-polynomial-topology-for-dpd-linearization-of-power-amplifiers-theory-and-fpga-validation