A 60-MS/s 5-MHz BW Noise-Shaping SAR ADC With Integrated Input Buffer Achieving 84.2-dB SNDR and 97.3-dB SFDR Using Dynamic Level-Shifting and ISI-Error Correction
type: Thing
description: Research article (IEEE Journal of Solid-State Circuits, 2022) · cited 21× · AI/ML
additional property: PropertyValue
  property ID: P31
  value: scholarly article
confidence:
  popularity graph score:
    score: 0.0
    score pct: 0
    tier: long_tail
    components:
      sitelinks: 0
      sitelinks norm: 0.0
      unique citations: 0
      unique citations norm: 0.0
      monthly pageviews: 0
      monthly pageviews norm: 0.0
  sitelinks: 0
  unique citations: 0
  monthly pageviews: 0
  yearly pageviews: 0
  tier: long_tail
claims:
  P31:
    value: scholarly article
    source count: 0
    confidence: 0.0
meta:
  wikidata id: openalex:W4285293167
  domain: academia
  level: standard
  html url: https://4ort.xyz/entity/a-60-ms-s-5-mhz-bw-noise-shaping-sar-adc-with-integrated-input-buffer-achieving-84-2-db-sndr-and-97-3-db-sfdr-using-dyna
  markdown url: https://4ort.xyz/entity/a-60-ms-s-5-mhz-bw-noise-shaping-sar-adc-with-integrated-input-buffer-achieving-84-2-db-sndr-and-97-3-db-sfdr-using-dyna.md
  facts url summary: https://4ort.xyz/entity/a-60-ms-s-5-mhz-bw-noise-shaping-sar-adc-with-integrated-input-buffer-achieving-84-2-db-sndr-and-97-3-db-sfdr-using-dyna/facts.json
  facts url standard: https://4ort.xyz/entity/a-60-ms-s-5-mhz-bw-noise-shaping-sar-adc-with-integrated-input-buffer-achieving-84-2-db-sndr-and-97-3-db-sfdr-using-dyna/facts.json
  facts url full: https://4ort.xyz/entity/a-60-ms-s-5-mhz-bw-noise-shaping-sar-adc-with-integrated-input-buffer-achieving-84-2-db-sndr-and-97-3-db-sfdr-using-dyna/facts.json
  data source: Wikidata (CC0 / public domain)
  license: https://creativecommons.org/publicdomain/zero/1.0/
  api version: v1
  served at: 2026-08-04T08:14:49.054167Z
  entity updated at: 2026-05-24T19:28:59.098617+00:00Z
  entity created at: 2026-05-24T19:28:59.098617+00:00Z