A 16nm dual-port SRAM with partial suppressed word-line, dummy read recovery and negative bit-line circuitries for low VMIN applications
Research article (2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), 2016) · cited 13× · AI/ML