A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise
Research article (IEEE Journal of Solid-State Circuits, 2018) · cited 214× · AI/ML