# 32.2 A 14nm Analog Sampling Fractional-N PLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 80fs Integrated Jitter and 93fs at Near-Integer Channels

> Research article (2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021) · cited 58× · AI/ML

**Wikidata**: [openalex:W3135783513](https://www.wikidata.org/wiki/openalex:W3135783513)  
**Source**: https://4ort.xyz/entity/32-2-a-14nm-analog-sampling-fractional-n-pll-with-a-digital-to-time-converter-range-reduction-technique-achieving-80fs-i