# 27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier

> Research article (2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021) · cited 70× · AI/ML

**Wikidata**: [openalex:W3133492719](https://www.wikidata.org/wiki/openalex:W3133492719)  
**Source**: https://4ort.xyz/entity/27-4-a-0-4-to-40ms-s-75-7db-sndr-fully-dynamic-event-driven-pipelined-adc-with-3-stage-cascoded-floating-inverter-amplif