# 19.7 A Scalable Pipelined Time-Domain DTW Engine for Time-Series Classification Using Multibit Time Flip-Flops With 140Giga-Cell-Updates/s Throughput

> Research article (2019 IEEE International Solid- State Circuits Conference - (ISSCC), 2019) · cited 17× · AI/ML

**Wikidata**: [openalex:W2921423012](https://www.wikidata.org/wiki/openalex:W2921423012)  
**Source**: https://4ort.xyz/entity/19-7-a-scalable-pipelined-time-domain-dtw-engine-for-time-series-classification-using-multibit-time-flip-flops-with-140g